FSM, SystermVerilog, and software leetcode related questions.
Design Verification Engineer Interview Questions
3,721 design verification engineer interview questions shared by candidates
Explain encapsulation, inheritance, polymorphism. How does a TLB work and why is it necessary?
What's your name , is it [name] ?
implementation of driver class based on the figure they gave
Discussed about verification projects in resume, how is formal and functional verification different. On coderpad, he gave an RTL code and asked to identify different scenarios and write SV properties of them. The RTL had a buggy FSM and asked me to debug it.
Tell us more about your experience
FIFO implementation Coding problem Asked about project i did
UVM based questions and Assertions and constraints
Write a SV model for comparator
Create a 4-to-2 priority encoder using only basic logic gates. Then use those encoders and MUXs to create a 16-to-4 encoder. Create a state machine to show if a binary number is divisible by five.
Viewing 3101 - 3110 interview questions