Design Questions and some logic questions
Asic Design Engineer Interview Questions
1,319 asic design engineer interview questions shared by candidates
A hard Verilog question for a system.
Logical design, physical design, perl, System verilog (UVM)
Linked list, Bit manipulation, Pipeline
Digital Logic Design
Explain ASIC Design Flow
Using 3 registers and two two-bit full adders, how to count to 9 given that one clock cycle is only enough the delay of a full adder.
Write the equation for set-up time for the circuit described. Give the hold equation for the same
Round 2 1- RTL coding 2- C, C++ pointer questions 3- how to do VHDL coding 4- FSM Sequence detector 5- How will you verify the FSM code 6- Design Using Shift Registers 7- How will you code this
Design a state machine for sequence detection.
Viewing 1241 - 1250 interview questions