Write SV assertion for a req/ack protocol
Verification Interview Questions
3,715 verification interview questions shared by candidates
everything about SV and UVM.
Write total code for one of your project ?((UVM)
UVM environment related SV basics Logical questions Protocols Verilog, CPU architecture Assertions Perl basic syntax
How would you bring things to the table?
swap value of two unt varibales witout thirs one find 3 first items from 25 items in min times when you can move and sort only 5 togever
What are the UVM phases
Why does any chip/IC heat up?
Timing analysis calculation for a digital block -
Viewing 651 - 660 interview questions