Set up and Hold time, Latch and FIFO, FSM, String and Pointer in C,
Verification Interview Questions
3,720 verification interview questions shared by candidates
The memory size of STL bit set
What is boundary scan?
Easy interview.
Verification of the DUT
OOPS, SV, UVM and Cache
setup and hold time, flip-flop/latch design, how would you verify a design?
i have mentioned all the interview question above
basic question about UVM and some verilog coding
describe a situation where I applied low-power design techniques to improve chip performance.
Viewing 1011 - 1020 interview questions