UVM Concepts and Work Experience of previous project
Verification Engineer Interview Questions
3,714 verification engineer interview questions shared by candidates
1.difference between dynamic,static ,short circuit power diddipation ,where and how it happens ,how to reduce them 2. power reduction technoques at logic and architectute level 3. verilog
Design a digital circuit that on every third cycle calculates the average between the first and the second posedge and write it in verilog
return count of characters in a string, in C
Tell me about yourself
Tell me about your background What are your aspirations in life? Why would you like to work with such a company? Tell us about an experience where you used your skills in your previous job.
Questions about UVM, computer architecture, C++ coding and background.
Which one of Amgen’s values do you align with most? Why would you be a good fit for this role? Tell me about a time when you providing above and beyond customer service expierence?
About digital electronics for VLSI domain
What is TLB cache? Why is it used?
Viewing 3621 - 3630 interview questions