Assertion to check the waveform
Verification Engineer Interview Questions
3,715 verification engineer interview questions shared by candidates
What is the difference of function and task in verilog
On-campus: Verilog code writing, simple hardware design question using muxes and counter that was approached from different levels of abstraction. Phone Interview: Entirely computer architecture questions, including cache coherency protocols, cache organizations
Q. Describe your test plan for a FIFO
Sv and UVM project knowledge protocol mentioned in CV
How to implement a priority encoder in Verilog?
setup/hold time ;verification coverages and types
UVM, components, monitor, driver, constraints
Linux: how to create a file, how to find all file that contain FOO, with case sensitive and case insensitive.
evaluation regions semaphore virtual interfaces modport uvm
Viewing 3121 - 3130 interview questions