1) interrupt mask register (10 bits) - Each bit corresponds to 1 interrupt interrupt log register (10 bits ) - Each bit corresponds to 1 interrupt Interrupt mask register masks the interrupt from reaching the output pin i.e , the output pin shows 0 although theres an interrupt Interrupt log register logs the presence of interrupt , but the moment you do a read , the interrupt log reg bit goes to 0 . Best strategy to verify ?
Verification Design Engineer Interview Questions
3,722 verification design engineer interview questions shared by candidates
Explain the I2C protocol
Describe the testbench you created for a particular project
Object overriding and overloading. Callbacks, mailboxes and semaphores
Exaplain about your project and entire data path of RISC V architecture
I do not know or care
what's something your working on to improve?
They asked me about my internship experience.
Discussed C++ Pointers. I was not expecting that topic. Also, Async Fifos, Dynamic Arrays in SV.
How do you connect UVM objects.
Viewing 3501 - 3510 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer