They asked me to sort an array with an specific condition, without sorting
Verification Design Engineer Interview Questions
3,723 verification design engineer interview questions shared by candidates
Define verilog ,systemverilog. Memory /cache
I didn't experience anything that was not expected in some way.
What are your greatest strengths and weaknesses?
Write a function that creates a randomized array of integers from 1 to 100, each number appearing once.
SV, UVM and Digital Electronics Questions.
Why did you choose Scotiabank
Q: Tell us about yourself
Why is this job right for you?
1.timeout function 2.AXi assertions 3.display through command line arguments
Viewing 3461 - 3470 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer