Walk us through an incident you have had to handle, and the way you handled it
Soc Design Engineer Interview Questions
1,235 soc design engineer interview questions shared by candidates
1. Static timing analysis q. setup/hold , FF , latch
How to swap two registers in verilog without using third register?
Different multiplexer and demultiplexer and describe the function application.
Describe what is PCIe and the protocol.
How many type of multiplexer and what is the application. Explain how 2 to 1 multiplexer with 9 input.
Name all the parts of the IP stack
They focused on Static/Dynamic analysis and PE files
Where do you see yourself in 5 years?
1. what are inertial delay and transport delay? 2. Circuit using D latch, master slave FF & explain it 3. how u will reduce the input frequency? draw the circuit & explain 4. D FF Verilog code
Viewing 91 - 100 interview questions
See Interview Questions for Similar Jobs
Soc Physical Design EngineerAsic EngineerVlsi EngineerHardware Asic Design EngineerAsic Design Verification EngineerAsic Physical Design EngineerVlsi Design EngineerElectrical Hdwr Engineer IFpga Design EngineerAsic Design EngineerFirmware EngineerAsic Verification EngineerVlsi Cad Tool Support EngineerPhysical Design EngineerCpu Design EngineerFpga Hardware Design EngineerFpga EngineerSenior Vlsi Design Engineer