Verilog environment, UVM, bLOCKING NON BLOCKING
Soc Analyst Interview Questions
1,237 soc analyst interview questions shared by candidates
Describe an algorithm to sell/buy stock at maximum profit.
Draw a circuit/ state flow diagram to detect a bit sequence.
Explain setup time, hold time, etc. with diagrams.
1. Constraint coding for specific scenarios. 2. UVm phasing
Definition of sta and pd design flow
Did u work on proof point. ?
Static Timing Analysis and its tools used
Solving k-maps, coding latch vs flip flop in VHDL/verilog, problems in placement and routing, how to resolve layout issues like drc's
Knowledge of Coding (Not extensive- Basic) Where do you see yourself in next 5-10 years?
Viewing 561 - 570 interview questions