given an array of N integers and int k find out if there are 3 numbers that together sum up to k
Senior Design Verification Engineer Interview Questions
3,715 senior design verification engineer interview questions shared by candidates
Questions on resume, past projects, c coding, verilog coding
difference between non-blocking and blocking assignment
Different between a task and function in SV
1.multiplexers (mostly digital electronics topics)
Wats the difference between latch and flip flop. What is multiplexer? What is Demultiplexer Types of flip flop Solve the boolean function Data types in verilog
What is the structure of CPU?
Given an array of numbers with a known size. return a new array shifted T times to the right.
Randomization in system verilog, UVM basics, caches
Set_type_override -- how do you use it
Viewing 31 - 40 interview questions
See Interview Questions for Similar Jobs
Design Verification EngineerSenior Physical Design EngineerSenior Vlsi Design EngineerSenior Asic Physical Design EngineerSenior Asic Fpga Design EngineerSenior Dft EngineerSenior Asic Verification EngineerFpga Development EngineerVlsi Design EngineerSenior Asic Design EngineerPhysical Design EngineerStaff Physical Design EngineerSystems Design EngineerDesign VerificationSenior Hardware Design EngineerHardware Design EngineerAsic Physical Design EngineerVerification Manager