I do not know or care
Senior Design Verification Engineer Interview Questions
3,721 senior design verification engineer interview questions shared by candidates
Coding questions with digital logic questions
couple of programming questions like sorting an array of names into ascending, finding out a palindrome...
How do you connect UVM objects.
it was not that difficult.
Questions regarding STA mode and Transactor based Simulation Acceleration: How would you implement a transactor? Use SystemC or System Verilog and why? How will you communicate between the DUT and the transactor testbench? Explain the PCIe speedbridge interface and how would you debug it?
technical interview first, then HR interview
Explain the I2C protocol
Describe the testbench you created for a particular project
Few questions on LDO and Bandgap reference
Viewing 3511 - 3520 interview questions
See Interview Questions for Similar Jobs
Design Verification EngineerSenior Physical Design EngineerSenior Vlsi Design EngineerSenior Asic Physical Design EngineerSenior Asic Fpga Design EngineerSenior Dft EngineerSenior Asic Verification EngineerFpga Development EngineerVlsi Design EngineerSenior Asic Design EngineerPhysical Design EngineerStaff Physical Design EngineerSystems Design EngineerDesign VerificationSenior Hardware Design EngineerHardware Design EngineerAsic Physical Design EngineerVerification Manager