Did you worked in verification previously and for what companies.
Senior Design Verification Engineer Interview Questions
3,721 senior design verification engineer interview questions shared by candidates
Waiting for interview to be held. Will update once done
Explain randomization in SV language.
1. Unix commands 2. C programming 3. Data structures 4. OS concepts (Process, semaphores, synchronization)
Describe a difficult project you've worked on.
The questions in the first interview were mostly about C semantics and rules. Nothing fancy, but you should know the nuances of the language.
What is your Management experience
Introduce the experience you have related to verification.
Give a situation when your input made a difference in a project.
How much of an improvement did your input make compared to the original decision? OR If there was compromises made, was the performance better or worse?
Viewing 3441 - 3450 interview questions
See Interview Questions for Similar Jobs
Design Verification EngineerSenior Physical Design EngineerSenior Vlsi Design EngineerSenior Asic Physical Design EngineerSenior Asic Fpga Design EngineerSenior Dft EngineerSenior Asic Verification EngineerFpga Development EngineerVlsi Design EngineerSenior Asic Design EngineerPhysical Design EngineerStaff Physical Design EngineerSystems Design EngineerDesign VerificationSenior Hardware Design EngineerHardware Design EngineerAsic Physical Design EngineerVerification Manager