Memory - 4byte accessible --- constraint randomize and select one random memory address
Senior Design Verification Engineer Interview Questions
3,721 senior design verification engineer interview questions shared by candidates
Describe the handshake between UVM agent and UVM sequencer
Explain gray code and FIFO techinique?
What do you do to relieve stress?
How to do numerous tasks and kill off 1 task if any finish. Then wait for all to finish.
How to deal with difficult customers
implement 4*1 mux using ternary operator
First interview was totally dedicated to the projects I had mentioned in my resume.
it was a set of basics
create a pseudo code that receives a stream of integers and calculates the sum of the highest continuous sequence on the stream : e.g. 3,5,6,-3,-12,8,-6,5,42,2,3,-4,-15,-65,24 would result in 54 ( 8-6+5+42+2+3)
Viewing 321 - 330 interview questions
See Interview Questions for Similar Jobs
Design Verification EngineerSenior Physical Design EngineerSenior Vlsi Design EngineerSenior Asic Physical Design EngineerSenior Asic Fpga Design EngineerSenior Dft EngineerSenior Asic Verification EngineerFpga Development EngineerVlsi Design EngineerSenior Asic Design EngineerPhysical Design EngineerStaff Physical Design EngineerSystems Design EngineerDesign VerificationSenior Hardware Design EngineerHardware Design EngineerAsic Physical Design EngineerVerification Manager