HR: mostly about my previous experience and why Altera Technical Phone interview: Basic digital design and code screening with C++ and Verilog. I was given a C++ code and there were several questions about it, variable scope, compiler error, dynamic memory and etc For verilog part i was given a puzzle about finding a sequence of zero in infinite sequence and trying to scale it and parameterize it on site: 5 hours of tense interview, questions about basic digital design, clock domain, writing verilog code for some puzzles, questions about script coding, protocols (PCI express, I2c , ...)
Senior Design Engineer Interview Questions
1,015 senior design engineer interview questions shared by candidates
describe the verification environment in your project.
what projects have you done? describe your role.
SV, UVM questions since i was applying for VLSI verification engineer post
Asked about what's interesting I was doing in previous places.
Tell me about a project that started in the concept phase and ended in production.
Q: There is 5dB difference in the output response of the RF network, how are you going to debug it? Q: Here is the smith chart. Do you have any idea to bring the component to the center, so the impedance is matched?
If you had a table covered in blocks of the same size, shape, and weight, how would you build a device to move the blocks into any orientation you wanted? The device cannot attach or connect to the table.
what's the most challenging project which you did in your previous company.
Why do you want this position?
Viewing 431 - 440 interview questions