SystemVerilog vs Verilog
Senior Asic Verification Engineer Interview Questions
274 senior asic verification engineer interview questions shared by candidates
SV UVM APB AXI AHB
Related to SV + UVM + Puzzles + Perl and other scripting language
describe a situation where I applied low-power design techniques to improve chip performance.
write a round robin arbiter in Verilog
Difference between arithmetic right shift and logical right shift
Difference between function overloading and function overriding
Basic coding algorithm like sorting of arrays. PERL scripting basics.
Questions to determine my problem solving and coding skills.
Nothing unexpected asked all project related questions.Questions on FSMs,Aorundrobin algorithems.UVM,system verilog,Linkedlists.Register aliasing CPU i/f verification. It is exhaustive be preapre to stay alive till last round :)
Viewing 71 - 80 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Dft EngineerSenior Asic Design EngineerSenior Vlsi Design EngineerDesign Verification EngineerDigital Asic Design EngineerSenior Asic Fpga Design EngineerAsic Verification EngineerCpu Design EngineerRtl Design EngineerIntegrated Circuit Design EngineerSenior Design Verification EngineerVerificatie Design EngineerFpga Design EngineerSenior Asic Fpga OntwerpingenieurDesign VerificationAnalog Design ManagerFpga Engineer