How would you implement a full-adder, both with and without carry-in?
Senior Asic Verification Engineer Interview Questions
274 senior asic verification engineer interview questions shared by candidates
Cross bar design, with different algos for arbitration.
What did you do at your previous co-op employer?
latch-up, filters, Nand gate using CMOS, mux implementation.
explain last project
Mostly technical
In C, write code to find out if a string is palindrome or not
Check the awareness of applying pre and post randomization in variables in uvm_object.
verilog - basic programs on counters ,blocking non blocking,intra delay and inter delay etc... how to calculate maximum frequency when two flipflops in between combinational paths are given. next focus on academic project,networking protocals.
What are the ways to synchronize signals and busses?
Viewing 11 - 20 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Dft EngineerSenior Asic Design EngineerSenior Vlsi Design EngineerDesign Verification EngineerDigital Asic Design EngineerSenior Asic Fpga Design EngineerAsic Verification EngineerCpu Design EngineerRtl Design EngineerIntegrated Circuit Design EngineerSenior Design Verification EngineerVerificatie Design EngineerFpga Design EngineerSenior Asic Fpga OntwerpingenieurDesign VerificationAnalog Design ManagerFpga Engineer