What will affect power consumption?
Senior Asic Verification Engineer Interview Questions
274 senior asic verification engineer interview questions shared by candidates
how to find if an a number is unassigned in an array?
how do you know you have cover all the case in your testbench
All kinds of fork joins
Draw the circuit base on the coding provided
Abstarct class vs Interface, inheritance,polymorphism…..etc Observer and Factory DP in details. Log file output analysis. Behavioural questions. Giving basic and simple designs with some specifications and elaborate a strategy to verify it.
What is your experience with random constrained stimulus?
digital, verilog, system verilog
show how code coverage and function coverage works. explain with code
APB and AXI protocol explation with all signals.
Viewing 171 - 180 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Dft EngineerSenior Asic Design EngineerSenior Vlsi Design EngineerDesign Verification EngineerDigital Asic Design EngineerSenior Asic Fpga Design EngineerAsic Verification EngineerCpu Design EngineerRtl Design EngineerIntegrated Circuit Design EngineerSenior Design Verification EngineerVerificatie Design EngineerFpga Design EngineerSenior Asic Fpga OntwerpingenieurDesign VerificationAnalog Design ManagerFpga Engineer