Q: Code a Verilog snippet for clock with duty cycle != 50%.
Senior Asic Verification Engineer Interview Questions
274 senior asic verification engineer interview questions shared by candidates
Basic questions on Digital electronics and C programming.
Mostly related to VLSI domain.
Write C code for Fibonacci series using recursion. Write c code for swapping 2 nos without using any other variables.
Systen verilog - uvm questions
Questions asked were based on the profile and the experience
Good VLSI Questions in the Interview
Why are you leaving your previous organization
How to synchronize a clock in two different time domain? Hold/setup time violation and how to fix? Questions from timing analysis
It's all questions related to the digital electronics, VLSI, c language, and project we have done.
Viewing 141 - 150 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Dft EngineerSenior Asic Design EngineerSenior Vlsi Design EngineerDesign Verification EngineerDigital Asic Design EngineerSenior Asic Fpga Design EngineerAsic Verification EngineerCpu Design EngineerRtl Design EngineerIntegrated Circuit Design EngineerSenior Design Verification EngineerVerificatie Design EngineerFpga Design EngineerSenior Asic Fpga OntwerpingenieurDesign VerificationAnalog Design ManagerFpga Engineer