Question regarding Logic design, Verilog ,State Machine- pattern detection, Comp Arch- Pipeline, hazards, cache, associativity, Basic Perl were asked.
Senior Asic Design Engineer Interview Questions
1,320 senior asic design engineer interview questions shared by candidates
- Questions on different types of cache - Difference b/w them - Explain inclusive and exclusive caches
This was the main interview question. Design subroutine (pseduo code) that takes variable length of array whose element are in consecutive order but has one missing element. And minimum length of array should be 2. First and Last element can't be missing
Possible solution vectors to meet set up timing
FIFO design
How to implement not with nand/nor gates
muxs verilog
I can't say exactly but one SystemVerilog question was to implement a finite state machine given a certain output. Review sequence detectors.
Write the verilog code for a counter then change reset to asychronized.
Constraint randomization based question linking to AXI and memory filling
Viewing 1041 - 1050 interview questions