Lots of questions on OoO processor and Caches Learn more than what is given in your coursework
Rtl Design Interview Questions
272 rtl design interview questions shared by candidates
ASIC design processes, techniques, design processes
Self intro, basic definations in CTS and STA, low power design methodologies, local vs global skew, problems on sta
Describe clock domain crossing techniques
Async fifo design and SDC contraints for it. Pulse synchronizer cross clock domains.
About counter and asked to design them
Based in UVM and System verilog and project related questions
Asked me to draw a boolean expression using only NAND gates.
latch vs FF
Basics of digital K map based questions Verilog programing some logical ability questions
Viewing 91 - 100 interview questions