In the screening call: quetions about your background and personal projects, then 2/3 questions on digital design basics. Questions about Verilog HDL, logic synthesis, timing constraints, metastability, finite state machines, basics of verifications, testbenches, logic gates at transistor level, application of De Morgan law, small problem on digital circuits (counters, clock dividers, FSMs).
Delay the bus signal with BRAM.
Easy questions like write DFF etc.
You have a device connected with a I2C bus. You send the data to the FIFO inside this device. How can you let the master know about FIFO overflow?
Can't remember.
Explain how fifo works and how metastabilty works and how to mitigate it
Questions related to CDC and Verilog/VHDL. one behavioral question. Questions from the resume.
When we need to partition our system on multiple fpgas?
Previous experience and coding part
OOP concept . like drawing problem. design object to do that.
Viewing 231 - 240 interview questions