How do you do clock domain crossing of one and multi bit signals?
Fpga Engineer Interview Questions
681 fpga engineer interview questions shared by candidates
Can you write a Verilog module for a parameterized counter and explain how you would verify it?
Shift registers for flipping certain incoming bits
Write a sequence detector FSM in verilog
No questions since they did not show up.
Que es un FPGA Diferencia entre latch y flip flop Que es un flipflop T
Simple System Verilog coding assignment
Previous projects, Fundamnetals of HDL and FPGA and tools. DO-254 and reliability engineering.
What issues are faced in FPGA design and the issue got fixed
Name the testbench components of this diagram. Is a start(seq) blocking or non-blocking?
Viewing 671 - 680 interview questions