Most of the questions were about my projects and basic questions regarding them like UART, FIFO , basic digital design questions, System verilog questions
Design Verification Interview Questions
3,715 design verification interview questions shared by candidates
How to convert hexadecimal to decimal.
Design a circuit that takes 4 bit BCD as input and has the input times 5 as output
Draw a NAND using cmos gates
system verilog constraints interview questions
tlm and its benefits. difference between blocking and nonblocking transactions
detailed test plan for a synchronous fifo
- about SV, FIFO design, arbiter design
Basics of sv, sva, verilog
It was a quetion about linked lists.
Viewing 3631 - 3640 interview questions