Digital electronics, Verilog, System Verilog, UVM
Design Verification Engineer Interview Questions
3,720 design verification engineer interview questions shared by candidates
Constraints, p_sequencer, m_sequencer, tb flow, agent
Explain about your projects and major responsibilities handled?
set up time, hold time
Describe your previous work experience
-Questions about cache coherency -Basic Verilog Questions -Questions about c++ and traversing trees
Build a NAND gate using the given logic gates, A and B. they have truth tables shown here:
I was asked about basic C++ knowledge, such as encapsulation and polymorphism. I was also asked to interpret some assembly code. A design manager asked me conceptual questions about computer systems and architecture, such as cache and virtual memory.
Questions were from resume. How will you verify a 32 bit ALU unit having 2 inputs is working fine for all 2^32 * 2^32 combinations?
Verilog questions and digital circuit designs
Viewing 3331 - 3340 interview questions