12V source in series with 3 caps of so and so capacitance, the last of which is hooked to gnd. If node between the first and 2nd cap is initially open, then closed, what are the node voltages.
Design Engineer Interview Questions
17,669 design engineer interview questions shared by candidates
You are give two flip-flops and there's an combination logic in between, the two flip-flops are driven by the same clock. You are provided with parameters of T_reg, T_logicmax, T_logicmin, T_setup, T_hold, etc. How to determine the cycle time and hold time of this circuits.
How to detect voltage source and current source in a black box
What's the advantage of one-hot coding
Describe cache hierarchy
Asked about experience and resume as well as experience with their tools.
How well can you manage stress
1 is heavier than the other 5 marbles among 6 mables . given a weight to find the heavier one.
the difference between asic and fpga design
how does adding a buffer in the middle of a long wire reduce the delay? CMOS basics: PMOS and NMOS of Inverter operation region under while input varies. how to form a NOT gate using NAND gate.
Viewing 261 - 270 interview questions
See Interview Questions for Similar Jobs
Mechanical DesignerCad DesignerEngineering TechnologistCad EngineerEngineering Project CoordinatorMechanical EngineerAnalog EngineerProduct EngineerApplications EngineerProcess EngineerHardware EngineerConstruction EngineerDevelopment EngineerElectrical EngineerLead EngineerAutomotive EngineerMember Of Technical StaffCae EngineerStaff Engineer