they will ask you basic problem based question to test ur skills
Asic Engineer Interview Questions
1,319 asic engineer interview questions shared by candidates
Was asked about basic protocols for PCIE. Basic questions on CDC. Types of violations that the CDC tools complain - eg: no_sync, combi logic before double sync, multi bit double syncing, re-convergence etc. Code async reset FF and sync reset FF. What are the dis/advantages of one over the other.
Lots of questions about pmos and nmos (how to build nand gates, inverters), etc, how a pll works, how different things affect the output, transmission lines (parasitics, series vs parallel etc), flip flops, latches, op amps (designing lots of different op amps and discussing their rules)
Could you please explain FIFO to me?
Explain the UVM Sequencer driver communication
the journey and background till that moment.
Project on resume, CDC questions
Why do you want to join Synopsys?
Design FIFO module control for synchronous write and asynchronous read with given constraints (full, empty, etc)
How to turn a 40% duty cycle clock signal to a half frequency signal with 50% duty cycle.
Viewing 481 - 490 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer