Draw the contents of an asynchronous FIFO.
Asic Design Engineer Interview Questions
1,319 asic design engineer interview questions shared by candidates
Clock Domain Crossing , RTL Design Constructs using Verilog , System Verilog and VHDL , Constraints in SDC, SDGC for spyglass
Explain PD flow? Questions on projects done before
program for ring counter and Johnson counter in verilog
program for pattern detector for FSM
write code for generating clock of 50MHz frequency, with 5% jitter and duty cycle.
Async. FIFO in verilog, with relatively detailed conceptual questions
Synthesis concepts - flow, different types of libraries, process corners, some PD basics etc.
Very thorough with the technical questions. Embedded, Vlsi, ASIC, Digital Logic.
Not much. A good preparation of electronics basics, verilog and C++ languages can easily get you through the test and interview.
Viewing 511 - 520 interview questions