How would you make Clock dividers?
Asic Design Engineer Interview Questions
1,319 asic design engineer interview questions shared by candidates
which metal layer used for power/clock
Personality is the most important thing.
What Is UVM? What Is the Advantage Of UVM?
How to process a high rate signal in low frequency clock.
How to make an AND gate with only XOR gates
Draw: Make a NOT gate using only NAND gate(s).
I felt the most difficult question was about different metal layers and their properties
varies and based on JD
Write some verilog for a 3 to 1 arbiter, with a priority client and 2 clients in a round robin.
Viewing 301 - 310 interview questions